



## **Data Transfer and CUDA Streams**



# Objective

### To learn more advanced features of the CUDA APIs for data transfer and kernel launch

- Task parallelism for overlapping data transfer with kernel computation
- CUDA streams



### **Serialized Data Transfer and GPU computation**

### So far, the way we use cudaMemCpy serializes data transfer and GPU computation





## **Device Overlap**

### • Some CUDA devices support *device overlap*

Simultaneously execute a kernel while performing a copy between device and host memory

```
int dev_count;
cudaDeviceProp prop;
```

```
cudaGetDeviceCount(&dev_count);
for(int i=0; i < dev_count; i++){
    cudaGetDeviceProperties(&prop, i);
```

```
if (prop.deviceOverlap) ...
```



# **Overlapped (Pipelined) Timing**

- Divide large vectors into segments
- Overlap transfer and compute of adjacent segments





### **Using CUDA Streams and Asynchronous MemCpy**

- CUDA supports parallel execution of kernels and cudaMemCpy with "Streams"
- Each stream is a queue of operations (kernel launches and cudaMemCpys)
- Operations (tasks) in different streams can go in parallel
  - "Task parallelism"

### Device requests made from the host code are put into a queue

**Streams** 

- Queue is read and processed asynchronously by the driver and device
- Driver ensures that commands in the queue are processed in sequence. Memory copies end before kernel launch, etc.

cudaMemcpy Kernel launch sync

fifo

host thread

device driver



# Streams

To allow concurrent copying and kernel execution, you need to use multiple queues, called "streams"

> CUDA "events" allow the host thread to query and synchronize with the individual queues.



### device driver

rginiaTech





# A Simple Multi-Stream Host Code

cudaStream\_t stream0, stream1; cudaStreamCreate( &stream0 ); cudaStreamCreate( &stream1 ); float \*d\_A0, \*d\_B0, \*d\_C0; // device memory for stream 0 float \*d A1, \*d B1, \*d C1; // device memory for stream 1

// cudaMalloc for d\_A0, d\_B0, d\_C0, d\_A1, d\_B1, d\_C1 go here

for (int i=0; i<n; i+=SegSize\*2) {
 cudaMemCpyAsync(d\_A0, h\_A+i, SegSize\*sizeof(float),.., stream0);
 cudaMemCpyAsync(d\_B0, h\_B+i, SegSize\*sizeof(float),.., stream0);
 vecAdd<<<SegSize/256, 256, 0, stream0);
 cudaMemCpyAsync(d\_C0, h\_C+i, SegSize\*sizeof(float),.., stream0);</pre>

•••

rginiallech

Invent the Future



# A Simple Multi-Stream Host Code

rginiallech

}

Invent the Future

```
for (int i=0; i<n; i+=SeqSize*2) {</pre>
  // stream 0
  cudaMemCpyAsync(d A0, h A+i, SegSize*sizeof(float),.., stream0);
  cudaMemCpyAsync(d B0, h B+i, SegSize*sizeof(float),.., stream0);
 vecAdd<<<SegSize/256, 256, 0, stream0) (d A0, d B0, ...);
  cudaMemCpyAsync(d C0, h C+i, SegSize*sizeof(float),.., stream0);
 // stream 1
  cudaMemCpyAsync(d A1, h A+i+SeqSize,
                                       SeqSize*sizeof(float),.., stream1);
  cudaMemCpyAsync(d B1, h B+i+SegSize,
                                       SeqSize*sizeof(float),.., stream1);
 vecAdd<<<SegSize/256, 256, 0, stream1>>>(d A1, d B1, ...);
  cudaMemCpyAsync(d C1, h C+i+SegSize,
                                       SeqSize*sizeof(float),.., stream1);
```





# Not quite the overlap we want ...

### C.1 blocks A.2 and B.2 in the copy engine queue





# A Better Multi-Stream Host Code

```
for (int i=0; i<n; i+=SeqSize*2) {</pre>
  // enqueue A0, B0 --> A1, B1
  cudaMemCpyAsync(d A0, h A+i; SeqSize*sizeof(float),.., stream0);
  cudaMemCpyAsync(d B0, h B+i; SeqSize*sizeof(float),.., stream0);
  cudaMemCpyAsync(d A1, h A+i+SegSize,
                                      SeqSize*sizeof(float),.., stream1);
  cudaMemCpyAsync(d B1, h_B+i+SegSize,
                                      SeqSize*sizeof(float),.., stream1);
  // enqueue kernel 0, kernel 1
  vecAdd<<<SegSize/256, 256, 0, stream0) (d A0, d B0, ...);
  vecAdd<<<SegSize/256, 256, 0, stream1>>>(d A1, d B1, ...);
  // enqueue CO --> C1
  cudaMemCpyAsync(d C0, h C+i, SeqSize*sizeof(float),.., stream0);
  cudaMemCpyAsync(d C1, h C+i+SegSize,
                                       SeqSize*sizeof(float),.., stream1);
```





# **Overlapped (Pieplined) Timing**

- Divide large vectors into segments
- Overlap transfer and compute of adjacent segments





# **Hyper Queue**

- Provide multiple real queues for each engine
- Allow much more concurrency by allowing some streams to make progress for an engine while others are blocked



## Fermi (and older) Concurrency



### Fermi allows 16-way concurrency

- Up to 16 grids can run at once
- But CUDA streams multiplex into a single queue
- Overlap only at stream edges

Copyright © 2013 by Yong Cao, Referencing UIUC ECE408/498AL Course Notes



# **Kepler Improved Concurrency**



No inter-stream dependencies