Abstract

Virtualization is a powerful technique used for variety of application domains, including emerging cloud environments that provide access to virtual machines as a service. Because of the interaction of virtual machines with multiple underlying software and hardware layers, the analysis of the performance of applications running in virtualized environments has been difficult. Moreover, performance analysis tools commonly used in native environments were not available in virtualized environments, a gap which our work closes.

This paper discusses the challenges of performance monitoring inherent to virtualized environments and introduces a technique to virtualize access to low-level performance counters on a per-thread basis. The technique was implemented in perfctr-xen, a framework for the Xen hypervisor that provides an infrastructure for higher-level profilers. This framework supports both cumulative event counts and interrupt-driven event sampling. It is lightweight, providing direct user mode access to logical counter values. perfctr-xen supports multiple modes of virtualization, including paravirtualization and hardware-assisted virtualization. perfctr-xen applies guest kernel-hypervisor coordination techniques to reduce virtualization overhead. We present experimental results based on microbenchmarks and SPEC CPU2006 macrobenchmarks that show the accuracy and usability of the obtained measurements when compared to native execution.

Categories and Subject Descriptors D.2.8 [Software Engineering]: Metrics—Performance measures; D.4.8 [Operating Systems]: Performance—Measurements

General Terms Performance, Measurement

Keywords Profilers, virtual machine monitors, perfctr, PAPI, HPCToolkit, Xen

1. Introduction

Virtualization allows multiple instances of an operating system to run on a single computer. The idea was first introduced for VM/370 [13] and has later been reincarnated for modern platforms as described in [11] and [24]. A Hypervisor or VMM (virtual machine monitor) is a software layer that separates the virtual hardware an OS sees from the actual hardware and arbitrates access to physical resources such as CPU or memory. Among widely known VMMs are Xen [8] and KVM [18], [20]. Virtualization improves isolation and reliability because each OS runs independently from the others on its own virtual processor, increases resource utilization as the same hardware can be used for multiple purposes, and leads to better productivity as large pieces of software can be pre-configured and installed very easily.

Virtualization is widely used in several application domains. It allows the creation of "virtual appliances" [25], which are software bundles that contain their own specialized OS and run along with other virtual appliances and general purpose OS on a single machine. Commercial providers of infrastructure as a service (IaaS) solutions rely on virtualization to provide business solutions for server consolidation. Virtualization has also been proposed as a means of utilizing manycore platforms efficiently [7].

However, running performance-critical applications in virtualized systems is challenging because of virtualization overhead and the difficulty of making appropriate resource allocation and scheduling decisions. Commonly used performance evaluation frameworks extensively exploit profiling to allow systems and application developers to understand the performance of their applications. Such profiling frameworks rely heavily on hardware performance counters provided by modern CPUs. These counters provide information about hardware-related events such as cache misses, branch mispredictions, and many others.

Like any other resource, access to these hardware performance counters must be managed by both the hypervisor and the guest operating system kernel. However, current hypervisors are unable to provide efficient and virtualized access to performance counters. Our work closes this gap.

This paper presents perfctr-xen, an infrastructure to provide direct access to hardware performance counters in virtualized environments using the Xen hypervisor. Perfctr-xen relies on the cooperation of guest kernel and underlying hypervisor to provide profiling tools running in the guest with access to performance counters that is compatible with the APIs used in native, unvirtualized environments, notably PAPI [10]. Consequently, frameworks and libraries that rely on PAPI can now be used inside Xen, such as HPCToolkit [6] or TAU [26]. To accomplish this compatibility, we modified both the Xen hypervisor as well as the guest kernel running inside each virtual machine. Perfctr-xen supports both paravirtualized mode as well as hardware virtualization mode and exploits optimizations that avoid trap-and-emulate overhead. Although our implementation focuses on Xen, the techniques we use are applicable to other hypervisors.


<table>
<thead>
<tr>
<th>Library/Framework</th>
<th>Type</th>
<th>Monitoring</th>
<th>Direct access</th>
<th>Interfaces Used</th>
</tr>
</thead>
<tbody>
<tr>
<td>perf_events</td>
<td>low level</td>
<td>Per thread</td>
<td>Yes</td>
<td>ioctl, mmap, syct1, precl</td>
</tr>
<tr>
<td>profctr</td>
<td>low level</td>
<td>Per thread</td>
<td>Yes</td>
<td>ioctl, mmap, dev</td>
</tr>
<tr>
<td>perfmon</td>
<td>high and low level</td>
<td>Per thread</td>
<td>No</td>
<td>syscall, mmap, signals</td>
</tr>
<tr>
<td>PAPI</td>
<td>high level</td>
<td>Per thread</td>
<td>Yes (w/ perfctr)</td>
<td>perfctr, perf_events, perfmon</td>
</tr>
<tr>
<td>OProfile</td>
<td>profiler</td>
<td>System wide</td>
<td>N/A</td>
<td>oprofillets</td>
</tr>
<tr>
<td>Xenoprof</td>
<td>profiler</td>
<td>System wide</td>
<td>N/A</td>
<td>oprofillets</td>
</tr>
<tr>
<td>TAU PerlExplorer</td>
<td>profiler</td>
<td>System wide</td>
<td>N/A</td>
<td>PAPI</td>
</tr>
<tr>
<td>HPC Toolkit</td>
<td>profiler</td>
<td>Per thread</td>
<td>N/A</td>
<td>PAPI</td>
</tr>
</tbody>
</table>

Table 1. Characteristics of Performance Monitoring Libraries and Frameworks

2. Background

This section introduces hardware event counters and existing libraries and frameworks that provide access to them. We further discuss the state of support for such counters in existing virtual machines.

2.1 Hardware Event Counters

Modern CPUs provide access to hardware event counters through programmable performance monitoring registers. Such registers can be programmed to count events of interest, such as cache accesses or misses or branch mispredictions. The registers may be read-only or read-write. System software controls whether registers are directly accessible to non-privileged user applications or whether accesses must be done in privileged mode from system code. The number of registers is typically smaller than the set of event types that can be counted, requiring that the user select a subset of events of interest. The set of event types is specific to a given microarchitecture and frequently changes as the microarchitecture evolves. Performance monitoring registers can be set up to trigger interrupts when they overflow. This mechanism is useful to perform statistical profiling using sampling intervals that contain a constant number of the events of interest in each interval.

2.2 Performance Monitoring Frameworks and Libraries

A cornucopia of performance monitoring frameworks and libraries exist. A representative set of examples is shown in Table 1. These frameworks and libraries differ in their functionality, level of abstraction, granularity of monitoring, and the interfaces upon which they rely.

At the bottom level, low-level performance counter libraries provide a thin layer over the facilities provided by the hardware, which does not hide architecture-specific event types from the user. These systems consist of kernel extensions and a corresponding user library. The kernel extensions implement operations that require privileged access, such as reprogramming counters or setting up interrupt handling and forwarding interrupt notifications to processes. The user library provides an API for accessing event counters.

Events may be counted globally (system-wide), or per thread. Most libraries support both modes, although some (e.g., OProfile [12]) provide only global counting. Global recording of events has the advantage that it can account for vertical interactions at all levels of the software stack as well as during horizontal interactions with other programs, such as local servers. On the other hand, global profiling makes it difficult to separate events of interest from unrelated system activities or noise.

Per-thread counting provides each thread with its own logical set of performance counters, just like each thread has its own logical set of machine registers. To implement per-thread accounting, the performance counter framework needs to maintain per-thread state which is updated on each context switch.

Some libraries (e.g., perfctr [22] and perf_events [2]) allow a thread to directly read the physical performance monitoring register in user mode in order to obtain fine-grained and precise information about events during its execution, while other libraries (e.g., perfmon [17]) require a system call to obtain access to this information. Those systems that provide direct access must either maintain the thread’s logical value in the physical register while the thread is scheduled, or they must place a correction (offset) value in an agreed-upon location (such as a memory-mapped area in the thread’s address space) that allows a thread to compute its logical value based on the value read from the physical register.

High-level performance counter libraries such as PAPI [10] provide a layer that hides microarchitecture-specific event types behind a uniform, higher-level API. Performance profilers such as TAU [26] and HPC Toolkit [6] in turn are built on top of high-level performance counter APIs. These profilers statistically sample events and present cumulative statistics to the user that relates these events to instructions and functions in the user code, with appropriate references to the source code if available.

The choice of framework influences the accuracy of measurements [27]. Bypassing high-level APIs in favor of low-level APIs typically reduces the measurement error, but requires architecture-specific code. The accuracy depends also on which events should be counted (user mode only vs. user and kernel mode events [27]).

To compensate for the limited number of performance counter registers, some frameworks (perfmon, PAPI) support event multiplexing. This technique applies only a subset of the desired event sets during subsections of a program’s execution, then scales the results to extrapolate their values for the entire program.

2.3 Virtualization Approaches

In this work, we consider Type I virtual machines [19] (see Figure 1) in which the hypervisor forms the lower layer with direct access to the hardware and guest operating systems run on top of the hypervisor in separated domains.

Fully virtualized systems leave the guest OS entirely unaware that it is not running on physical hardware. As a result, an unchanged guest kernel (such as an off-the-shelf image of a commercial OS) can be executed. Such full virtualization can be accom-
plished either using hardware assist, or using binary translation. Hardware-assisted systems such as Intel VT or AMD-V run the kernel in a deprivileged mode, allowing the hypervisor to trap and emulate any instructions whose effect must be local to a given domain. Prior to the introduction of hardware assist, full virtualization of IA32-based systems required binary translation of the guest kernel code because the architecture lacked the ability to intercept all necessary instructions when executed in deprivileged mode [23].

For this reason, the Xen virtual machine monitor [8] introduced adaptations into the guest OS kernel code (a process known as paravirtualization), to reduce emulation and management costs and yield better performance. Beyond avoiding binary translation, the adaption of guest kernel code either in their core or through the use of special drivers has become common today for any virtual machine monitor.

2.4 Performance Counters in Virtual Machines

Support for performance event monitoring depends on the type of virtualization being used. There is limited support in Xen for selected microarchitectures when hardware-assisted virtualization (e.g., using Intel VT or AMD-V) is used. In this approach, accesses to performance monitoring registers are intercepted via traps. However, the set of architectures supported is far smaller than that supported by PAPI, and hardware-assisted virtualization is not always used.

The XenoProf [21] framework extends the OProfile [12] system-wide profiler to allow per-domain (e.g., per guest) profiling in Xen, even when hardware-assisted virtualization is not used. However, XenoProf does not allow independent and simultaneous profiling of different domains.

Aside from these approaches, most current virtual machines disallow access to the performance monitor registers by the guest operating systems, thus preventing widely used low-level libraries such as perfctr and perf_events from being used. Consequently, users cannot benefit from high-level performance profilers such as TAU PerfExplorer and HPCToolkit to diagnose the performance of their applications when executing on top of virtual machines.

3. Virtualizing Hardware Event Counters

The encapsulation of guest domains from the underlying hypervisor poses a difficulty for virtualizing performance counters, because these two components are mutually unaware of their scheduling policies. As shown in Figure 2, the guest kernel remains unaware if the hypervisor suspends its domain on the physical CPU on which it runs. Likewise, the hypervisor is unaware of when a guest kernel switches to a different user task on its domain’s virtual CPUs.

Both inter- and intra-domain context switches involve the performance monitoring framework and may require updating machine-specific (MSR) registers. First, PMU (Performance Monitoring Unit) configuration registers (e.g., event selectors) need to be re-programmed to reflect the desired event configuration of the thread to be resumed. Second, if the performance counter register contains the logical value of the thread to be resumed, it must be restored (and the value of the outgoing thread must be saved). Otherwise, its value must be sampled and recorded in the corresponding data structure for the thread or domain.

Since the guest domain kernel runs in a deprivileged environment, its access to the registers during intra-domain context switches must be managed by the hypervisor. For fully-virtualized domains, a trap-and-emulate approach can be used to intercept and emulate the corresponding privileged instructions that write to these registers. Although read accesses could be trapped as well, current architectures allow the hypervisor to grant direct read access to the MSR registers to guest domains. If the guest is adapted to use paravirtualization, the cost of trapping and emulating individual privileged instruction can be reduced by using hypercalls instead, which allows the batching of multiple updates. The guest can also cache previously activated configurations to avoid these hypercalls if possible, thus avoiding unnecessary writes to the MSR configuration registers.

Whereas the counter-related configuration information must be saved and restored on both inter- and intra-domain switches, the values of the registers containing the actual event counts require saving and restoring only if the register physically contains the thread’s logical value during execution. Consequently, the cost of writing to these registers can be avoided when this is not required, which holds true in two cases. First, if a counter is used to obtain accumulated event counts (in ‘a-mode’), a virtualization-aware guest domain can apply the necessary correction offsets to obtain the logical accumulated value from the physical value. Second, in the case of the timestamp counter (TSC) register, hardware-assisted virtualization via Intel VT or AMD-V allows for transparent, per-domain offsetting, which also avoids the cost of physically updating these registers on a context switch. In addition, on some architecture implementations, it is impossible to safely update the TSC register since it may be shared across cores. Avoiding the save-and-restore cost is beneficial because it can be expensive (66-93 CPU cycles per register; for Pentium 4 as much as 18 registers must be restored).

On the other hand, if a counter is used in interrupt mode (‘i-mode’), the physical register contains a small negative value that will overflow, thus triggering an interrupt, after a desired number of events occurs. In this case, saving and restoring cannot be avoided. The interrupt is handled by the hypervisor, who must forward this interrupt to the affected domain via a virtual interrupt mechanism. Upon receipt of the virtual interrupt, the guest kernel notifies the user-level profiling components via a Unix signal. Previous work [21] claimed that such delivery needs to be synchronous, an assertion repeated in [15]. In Xen, the delivery of virtual interrupts to guest domains is not synchronous, but uses a software interrupt mechanism, thus making it possible that their delivery could be delayed by higher-priority interrupts. In Section 4.2.2, we argue that support for synchronous interrupt delivery is not required if the performance counter registers are restored before the guest domain is resumed, and if the guest domain verifies that a register in fact overflowed before delivering the notification to the user level.

Perfctr-xen supports performance counter virtualization in Xen in three configurations, which required different and separate implementations: (1) for paravirtualized guest kernels, which use
hypercalls to communicate performance counter configuration changes from guest to hypervisor, and in which the guest and hypervisor cooperate to maintain information about the current thread context; (2) for fully-virtualized guest kernels, which use the save-and-restore approach for all registers; and (3) a hybrid approach in which a guest can run in a hardware-assisted, fully-virtualized domain but still enjoy the generality of and the optimizations developed for the paravirtualization case.

4. Implementation

Our implementation is based on, and compatible with, the existing perfctr [22] implementation. In this section, we describe perfctr in detail and outline how we adapted it to enable performance counter virtualization in Xen for paravirtualized and hybrid modes. Section 4.2.5 describes our virtualization strategy for fully virtualized domains.

PerfExplorer, HPCToolkit etc.

Guest: Profilers

PAPI

Guest: High-level performance counters

perfctr-guest

Guest: Low-level performance counters (*)

perfctr-xen

Hypervisor: support for low-level counters (*)

Figure 3. Software layers in perfctr-xen. Components marked with an asterisk (*) were adapted from perfctr.

4.1 The perfctr library

We chose perfctr because it is widely used and provides the foundation for higher-level libraries and frameworks such as PAPI, HPCToolkit, or PerfExplorer, as shown in Figure 3. It is efficient, lightweight and allows direct access to performance counters in user mode. Perfctr supports a wide range of x86 implementations spanning multiple generations and different vendors, whose hardware event counter implementation can differ significantly. In addition, perfctr works on non-x86 platforms such as PowerPC and ARM and can easily be integrated in any Linux distribution.

Perfctr consists of a kernel driver and a user-level library. The kernel driver maintains performance counter-related per-thread data structures, updates them on each context switch, and makes them available to the user-level library via a read-only mapping. Besides miscellaneous architecture-specific information, this per-thread data structure contains the following information:

- **Control State.** Information about which PMU data registers a thread is actively using, which events these registers count, and to which physical register address they are mapped. Similar information is kept with respect to the time of the stamp counter, which is also virtualized.

- **Counter State.** For each PMU data register, as well as the TSC register, two values are kept: \( \text{Sum}_{\text{thread}} \), which reflects the thread’s accumulated logical event count up to including the last suspension point; and \( \text{Start}_{\text{thread}} \), which reflects the sampled value of the counter at the last resumption point.

Perfctr supports two types of counters: a-mode and i-mode counters. A-mode counters are used by threads to measure the number of events occurring in some region of a program. User code explicitly reads the counter’s value when needed. When a thread wants to access the logical value of a counter at time \( t \), a user library function issues a RDTPC or RDPMC instruction to obtain the register’s physical value \( \text{Phys}(t) \) and computes the logical value \( \text{Log}_{\text{thread}}(t) \) as:

\[
\text{Log}_{\text{thread}}(t) = \text{Sum}_{\text{thread}} + (\text{Phys}(t) - \text{Start}_{\text{thread}})
\]

On each context switch, the perfctr kernel driver updates the accumulated value of the outgoing thread as \( \text{Sum}_{\text{thread}} \leftarrow \text{Sum}_{\text{thread}} + (\text{Phys} - \text{Start}_{\text{thread}}) \) to account for the events during the last scheduling period. In addition, the \( \text{Start}_{\text{thread}} \) value of the thread to be resumed is reset as \( \text{Start}_{\text{thread}} \leftarrow \text{Phys} \). Note that the actual physical register value is not changed on a context switch for a-mode counters.

I-mode counters, which are used for sampling, trigger interrupts after a certain number of events has occurred, which represents the sampling period. Since the value at which an overflow interrupt is triggered is fixed at 0 and cannot be programmed, the physical register must be set to a small negative value whose absolute value represents the desired length of the sampling period. I-mode counters are treated differently during a context switch: their physical value is saved on suspend and restored on resume. The \( \text{Sum}_{\text{thread}} \) field maintains the counter’s accumulated logical value as a counter field. The \( \text{Start}_{\text{thread}} \) field is used to record the physical value when a thread is suspended. Consequently, the logical value of an i-mode counter can also be obtained using equation (1).

When an overflow occurs, perfctr handles this interrupt, identifies the register(s) that have overflowed and updates \( \text{Sum}_{\text{thread}} \), then disables further event counting for these registers. Using the OS’s signal delivery mechanism, a signal is sent to the user process. The signal handler is then responsible for recording the sample based on the provided user process’s state and it must re-enable event counting. Once re-enabled, the physical value of the register is reset to the sampling period, which is also recorded in the data structure maintained by perfctr.

4.2 The perfctr-xen framework

Perfctr-xen includes a hypervisor driver, a guest kernel driver, and a modified user-level library, whose functionality we describe in this section.

4.2.1 A-mode counters

The virtualization technique described in Section 4.1 requires that the underlying system perform two actions during a context switch: (1) update the counter state of the threads being suspended and resumed, and (2) activate the resumed thread’s control state. As discussed in Section 3, in a virtualized environment, both intra-domain context switches between threads in a domain and inter-domain context switches between domains can occur. During intra-domain switches, the guest kernel can perform the state updates similar to the native implementation. For inter-domain context switches, the hypervisor must perform these updates.

We first considered having the hypervisor update each thread’s counter state directly on the guest kernel’s behalf. This approach has the advantage that no changes to the perfctr user library are required. However, it would create undesirable coupling between the hypervisor and the guest kernel implementations, because the hypervisor would need to traverse guest kernel data structures. Instead, we decided to split the control and counter state in two parts. At the guest kernel level, a per-thread data structure is maintained. At the hypervisor level, a per-VCPU data structure is maintained for each virtual CPU that is assigned to a guest domain. The hypervisor provides read-only access to this data structure to the guest
kernel, who in turn maps it into the address space of each thread using performance counters.

The per-VCPU data structure is modeled after the per-thread data structure used in the native version of perfctr (in fact, our implementation uses the same data structure declarations, as discussed in Section 4.2.4). For each PMU data register, as well as for the TSC register, the hypervisor maintains two values per VCPU: Startvcpu and Sumvcpu. Startvcpu represents the sampled value of the counter at the most recent resumption point of the domain or thread (whichever happened last). If the hypervisor resumes a domain, it directly updates Startvcpu after sampling the counter. If the guest kernel resumes a thread, it requests via a hypercall that the hypervisor record the sampled value in Startvcpu. The same hypercall is also used to activate this thread’s counter-related control state.

The field Sumvcpu represents the cumulative number of events incurred by this domain since the last intra-domain thread resumption point until the most recent domain suspension point. It is set to zero on each intra-domain switch during the hypercall that notifies the hypervisor that the guest kernel resumed a thread. On each inter-domain context switch, the perfctr-xen hypervisor driver updates the accumulated value of the outgoing VCPU as Sumvcpu ← Sumvcpu + (Phys − Startvcpu) to account for the events incurred since the last intra- or inter-domain resumption point.

The perfctr-xen guest kernel driver maintains the value Sumthread for each thread as in the native case, which represents the cumulative number of events up to the last thread suspension point. A counter’s logical value at time t is computed as

\[ \text{Log}_{\text{thread}}(t) = \text{Sum}_{\text{thread}} + (\text{Phys}^*(t) - \text{Start}_{\text{thread}}) \]  

(2)

Phys\(^*(t)\) represents the adjusted physical value that accounts for possible VCPU preemption, which is computed as

\[ \text{Phys}^*(t) = \text{Sum}_{\text{vcpu}} + (\text{Phys}(t) - \text{Start}_{\text{vcpu}}) \]  

(3)

Thus, the logical value represents the sum of the cumulative number of events until the last thread suspension point, plus the number of events encountered from there until the last domain resumption point while the domain was active, plus the events encountered since then until t, reduced by an adjusted start value Start\(_{\text{thread}}\). Start\(_{\text{thread}}\) compensates for the requirement that each intra-domain context switch includes a hypercall. Since this hypercall is introduced by our framework, we wish to exclude any events occurring during its execution. Right before resuming a guest thread, the guest kernel driver computes Start\(_{\text{thread}}^*\) = Phys\(^*(t_r)\) after returning from the hypercall at time t_r.

\[ \text{Start}_{\text{thread}}^* = \text{Sum}_{\text{vcpu}} + (\text{Phys}(t_r) - \text{Start}_{\text{vcpu}}) \]  

(4)

This adjustment excludes any events incurred between when the hypervisor sampled the counter during the hypercall and t_r. The inclusion of the term Sumvcpu ensures that all such events are excluded, even if the domain was suspended and resumed during the hypercall by the preemptive scheduler. Since Start\(_{\text{thread}}\) takes the place of Start\(_{\text{thread}}\) in equation (1), we store its value in the Start\(_{\text{thread}}\) field of the per-thread structure.

The use of Start\(_{\text{thread}}^*\) enables an additional optimization. In applications in which multiple threads count the same types of events, the hypercall accompanying the intra-domain context switch does not change any counter’s control state. In this case, we skip this hypercall. Consequently, Start\(_{\text{vcpu}}\) is not reset to the counter’s current physical value and Sumvcpu is not reset to 0. Since we still initialize Start\(_{\text{thread}}^*\) using equation (4), we allow the thread being resumed to subtract events incurred by other threads within the same domain since Start\(_{\text{vcpu}}\) was last initialized. This optimization reduces the frequency with which Startvcpu is updated, which in turn increases the risk that an integer wrap-around leads to incorrect results when computing a thread’s logical value. To reduce this risk, we expanded the width of the counters. Whereas perfctr uses 32 bits to represent only the lower 32 bits of all counters, our implementation uses their actual width (64 bits for the TSC register, and 48 bits for PMU data registers; 40 bits on older CPUs). We sign-extend based on the physical register width and store the extended values in 64-bit variables.

**Example Scenario.** Figure 4 shows an example scenario to illustrate equations (2) and (3). Initially, thread 0 in domain 0 is running. At point T0, thread 0 is suspended by the guest kernel and its accumulated event count is recorded in Sum\(_{\text{thread}}\). At T1, thread 0 is resumed. The hypervisor sets Sumvcpu ← 0; upon return from the hypercall, the hypervisor records Start\(_{\text{thread}}\). At point T2, the domain is suspended; the hypervisor records the number of events elapsed in Sumvcpu and later resumes the domain at point T3. At this point, the hypervisor samples Start\(_{\text{vcpu}}\) as Phys(T3). Finally, the logical value computed at time T4 reflects the sum of the three segments during which the thread was active, while excluding those time periods during which the thread or domain was suspended.

**4.2.2 I-mode counters**

As in the native perfctr implementation, i-mode counters require saving and restoring the physical register value on both intra- and inter-domain context switches. In addition, when a thread using i-mode counters is suspended by the guest, the PMU must be reprogrammed to stop triggering interrupts for this counter. Since writes to PMU registers can be performed only by the hypervisor, an additional hypercall is necessary when a guest thread is suspended. Our implementation uses the Start\(_{\text{vcpu}}\) and Sum\(_{\text{vcpu}}\) fields in the VCPU structure to maintain the currently active thread’s Start\(_{\text{thread}}\) and Sum\(_{\text{thread}}\) values at the time the thread is resumed. While a thread is active, we set its per-thread Start\(_{\text{thread}}\) ← 0 and Sum\(_{\text{thread}}\) ← 0 in order to be able to use equation (2) to compute the logical value (if desired).

When an intra-domain context switch occurs, a guest invokes a suspension hypercall which will update Sum\(_{\text{vcpu}}\) and store the current physical value in Start\(_{\text{vcpu}}\). These values are then preserved in the Sum\(_{\text{thread}}\) and Start\(_{\text{thread}}\) fields of the outgoing thread. The guest then invokes a resumption hypercall which will restore Sum\(_{\text{vcpu}}\) and Start\(_{\text{vcpu}}\) based on the previously saved Sum\(_{\text{thread}}\) and Start\(_{\text{thread}}\) fields of the thread to be resumed. The Start\(_{\text{vcpu}}\) value will be written to the corresponding physical register. When an inter-domain context switch occurs, the hypervisor updates Sum\(_{\text{vcpu}}\) to account for the events incurred by the
domain and preserves the outgoing VCPU’s value in its \texttt{Start\_vecpu} field before restoring the physical register value from the saved \texttt{Start\_vecpu} field of the VCPU to be scheduled.

When an overflow interrupt occurs, the hypervisor forwards this interrupt to the guest domain using a virtual interrupt we added for this purpose (VIRQ\_PERFCTR). When the guest receives the virtual interrupt, it suspends counting for the interrupted thread, and \texttt{Sum\_vecpu} will be updated via the suspension hypercall. To prepare for the next sampling period, \texttt{Start\_thread} is reset with the negative sampling period. (2) When the user thread resumes counting, the resumption hypercall is executed, which restores \texttt{Start\_vecpu} from \texttt{Start\_thread} and sets the physical register value from \texttt{Start\_vecpu}. (3) The guest does not need to re-program APIC controller, as it has been done already by the hypervisor.

The virtual interrupt is not delivered synchronously because a software interrupt mechanism is used. As such, it is possible that the delivery of the interrupt is delayed, for instance, because other, higher-priority interrupts are being handled first. This could have two consequences. First, it could affect the accuracy because the events incurred during those interrupts will be counted as being part of that thread’s activity. However, it is already the case that interrupt-related guest kernel activities can perturb the currently running thread’s event count. Second, it is possible that a higher-priority interrupt triggers a context switch in the guest. When the virtual interrupt is eventually handled, a different thread may be running on the VCPU. Since we save and restore each thread’s counter state on intra-domain interrupts, we can check if the currently running thread indeed encountered an overflow (i.e., if any of its counters have a non-negative value), and prevent the delivery of the overflow notification if this is not the case. When a thread whose counters have overflowed is suspended before the interrupt has been delivered, we mark it by setting an ‘interrupt pending’ flag, which is checked when the thread is resumed so that the overflow notification is delivered in the correct context.

### 4.2.3 Memory Management

The virtualization approach described in Sections 4.2.1 and 4.2.2 relies on sharing data structures between hypervisor and guest threads, as well as between guest kernel and guest threads. To expose the hypervisor’s per-VCPU data structures, we extended the existing \texttt{shared\_info} data structure in Xen. This addition increases the structure’s size from 1 page to 8 pages; as a result, we needed to modify those places in the code where a single page size was assumed. The additional information, which is kept in 7 adjacent pages, is also made visible to user threads via a read-only mapping to facilitate the computation of the logical counter value. User threads also have read-only access to per-thread information which is mapped into their user space as in the original implementation.

The way in which the per-VCPU data mapping is established differs between paravirtualized and hardware-assisted mode. In paravirtualized mode, shown in Figure 5, the \texttt{shared\_info} structure does not appear as physical memory to the guest kernel. Instead, it is allocated by the hypervisor in machine memory and appears at a fixed virtual address in the guest kernel’s address space. The corresponding machine address is communicated to the guest kernel through the \texttt{xen\_start\_info} data structure. The guest kernel uses a Xen Guest API (\texttt{xen\_remap\_domain\_mfn\_range}) to create an additional mapping to these machine frames.

![Figure 5. Page mappings in paravirtualized mode](image)

In hardware-assisted mode, shown in Figure 6, the guest has full control over its physical address space. It can allocate the \texttt{shared\_info} in any of its physical page frames. The chosen physical address is communicated from the guest kernel to the hypervisor. Since \texttt{shared\_info} appears in the guest’s physical memory map, Linux’s standard mapping API (\texttt{vm\_insert\_page}) can be used to add read-only mappings into the user threads’ address spaces.

A domain may use multiple VCPUs, and the guest kernel scheduler may migrate threads between VCPUs based on its scheduling policy. Consequently, we expose the per-VCPU data structures of all VCPUs to every user thread. We also added an additional field \texttt{mfn\_id} to the per-thread structure to record the VCPU on which the thread is resumed. The user-level library uses this field as an index to access the correct per-VCPU structure.

Care must be taken to handle thread or domain migrations that may occur while accessing those counters. We implemented an optimistic approach in which we check if the values of the \texttt{Start\_thread} and \texttt{Start\_vecpu} fields corresponding to the TSC counter changed between before and after the attempted access. Such a change indicates a domain and/or thread migration, in which case we retry the access until we succeed.
Table 2. Added or modified code

<table>
<thead>
<tr>
<th>Component</th>
<th>Number of Lines</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>perfctr</td>
<td>563</td>
<td>VCPU support, hypervisor communication, etc.</td>
</tr>
<tr>
<td>Linux</td>
<td>36</td>
<td>shared_info management, VIRQ_PERFCTR</td>
</tr>
<tr>
<td>Xen</td>
<td>3488</td>
<td>perfctr-xen, shared_info management, VIRQ_PERFCTR</td>
</tr>
</tbody>
</table>

4.2.4 Software Engineering Considerations

In addition to providing compatibility with perfctr, we aimed to reuse as much of its codebase as possible. We were able to reuse the architecture-dependent code portions almost entirely, which will allow us to add support for newer CPU families as soon as they are supported by perfctr. Both the guest kernel driver and the hypervisor driver are based on perfctr. For the guest kernel driver, we replaced the functions that assumed direct access to the hardware with the appropriate hypcalls. For the hypervisor driver, we needed to provide glue code so that it could function within the Xen hypervisor rather than the Linux kernel for which it was designed. This glue code was written in the form of preprocessor macros and inlined functions contained in a separate header file, allowing us to avoid changes to most of the perfctr code. Table 2 summarizes the total amount of added or modified lines of code in the Xen hypervisor, the Linux guest kernel and the imported code. We note that more than half of the number of lines of code added to Xen stems from the addition of the perfctr driver.

4.2.5 Counter Virtualization in Fully-Virtualized Domains

The implementation described in Sections 4.2.1 and 4.2.2 requires that the guest kernel includes our perfctr-xen implementation so that it can benefit from the optimizations we made to enable direct access to counter values, which avoids the cost associated with save-and-restore for a-mode counters. Fully-virtualized domains do not require any guest kernel changes.

For fully virtualized domains, Xen’s VPMU driver already supports counter virtualization for PMU registers on some recent CPUs. This virtualization is achieved by using a save-and-restore mechanism for PMU registers on inter-domain context switches as well as a hardware-assisted trap-and-emulate mechanism for PMU configuration registers. (A similar approach was implemented for KVM in [15].) The hypervisor intercepts the privileged instructions a domain uses when writing to configuration registers. A hardware-supported access bitmap allows the hypervisor to provide exclusive access to dedicated PMU registers for a domain. These mechanisms allow the use of the native perfctr implementation in fully-virtualized environments for the PMU registers, but they fail to provide per-VCPU virtualization for the TSC register, which cannot be reliably written to.

Xen exploits the TSC offsetting feature provided in hardware-assisted virtualization, so that each domain can set its own virtual initial value. However, this per-VCPU offset δ is not adjusted during inter-domain switches, hence it does not reflect just the cycles during which a particular VCPU was active. To address this problem, we modified the implementation in the following way. When a domain is suspended, we take a sample of the TSC value \( TSC_{last} \rightarrow Phys(t) \). When the domain resumes, we obtain the current value \( TSC_{cur} \rightarrow Phys(t) \), and re-calculate the TSC offset as \( \delta = \delta - (TSC_{cur} - TSC_{last}) \). The updated offset is recorded by the CPU and will be reflected when a guest executes the RDTSC instruction.

5. Experimental Results

Our perfctr-xen implementation was able to pass all perfctr and PAPI built-in tests. We verified that it functioned correctly with higher-level tools such as the HPCToolkit profiler. In this section, we discuss our experiments to validate the correctness of our implementation using microbenchmarks, and show profiling results obtained for the SPEC CPU2006 benchmarks, and show profiling results obtained using the HPCToolkit running on top of perfctr-xen. All experimental results were obtained for Xen 4.0.1, Linux 2.6.32.21-PvOps, perfctr 2.6.41 run on a Intel Xeon E5520 with 2x4 cores and 12 GB of RAM.

5.1 Validation of Correctness

To validate the correctness of our implementation, we compared the perfctr-xen implementation running in Xen with the original perfctr implementation running in native mode on the same hardware. For most counters, we expect to obtain the same value. For some counters (e.g., cache misses) we expect to see slight deviations because different domains running in parallel may compete for the same resource.

5.1.1 A-mode Counters

We first ran a specially developed 1-minute long microbenchmark. This synthetic microbenchmark heavily exercises branch instructions, memory accesses, and floating-point operations without performing a useful task. In Figure 7, the error relative to the native execution environment is shown for several test scenarios and event types. We considered two domains (Dom0 and Dom1) and two threads (Thread 1 and Thread 2) in each domain, running in parallel. Each test result is denoted as \( N : D_x - T_y \), where \( N \) is the test case scenario, \( x \) is a guest domain and \( y \) is a thread. We considered the following test scenarios \( N \), which represent different arrangements of CPU multiplexing: (1) Each domain runs on two dedicated physical cores (PCPUs), and each thread in every domain runs on a dedicated VCPU. (2) Each domain runs on a dedicated PCPU and all threads in every domain run on a shared VCPU. (3) Domains run on a shared PCPU and all threads in each domain run on a shared VCPU. (4) Like (1), except that threads
are randomly migrated across VCPUs, and VCPUs are randomly migrated across different PCPUs. We used the Xen `xm command to pin VCPUs to PCPUs, and we used the Linux `taskset` command to pin threads to VCPUs.

We considered the following counters: TSC (Time Stamp Counter), IR (Instructions Retired), BIR (Branch Instructions Retired), LLCM (L2 cache misses), and LLCR (L2 cache references). The results show some deviations, but the overall relative error (compared to native) remains very small. As expected, the per-thread values for the number of cycles spent, instructions, and branch instructions retired match more closely the values corresponding to cache misses because those values are less affected by resource sharing. The results shown were obtained for paravirtualized domains; we obtained comparable results for hardware-assisted domains using our hybrid mode implementation.

5.1.2 I-mode Counters

To verify the functioning of our i-mode counter implementation, we used PAPI’s included tests. We present the results for the `overflows` test. The test is a synthetic benchmark that performs a set of floating point operations. We ran the test for 300 sampling periods, and recorded the logical counter values afterwards. The benchmark runs 4 threads for which it uses a random CPU (VCPU in our case) assignment. We present results for two scenarios: (1) Dom0 and Dom1 run on separate PCPUs. (2) Dom0 and Dom1 run on a shared PCPU. As Figure 8 shows, the error relative to the native mode for the number of retired floating-point instructions (PAPI_FP_INS) is negligible. Figure 9 shows the number of cycles as measured using the PAPI_TOT_CYC event type, which exhibit a larger relative error. This result is expected because we do not compensate for events occurring in the hypercall events at resumption points when using i-mode counters. The hypercalls consume cycles, but do not perform any floating point operations.

5.2 SPEC CPU2006 benchmarks

We used the SPEC CPU2006 benchmarks as macrobenchmarks to show the correctness of our implementation and provide error estimates for CPU and memory bounded workloads. Native mode execution is again used as reference point. Since Dom0 is a paravirtualized domain in Xen, we used the Dom1 and Dom2 domains for tests that include fully-virtualized domains. (To exclude any possible effect of Dom0, we pinned it to a dedicated core.) We considered 5 scenarios: (1) Native mode execution. (2) Fully-virtualized domains Dom1 and Dom2, each running on a dedicated core (DC). (3) Fully-virtualized domains Dom1 and Dom2 running on the same core (SC). (4) Paravirtualized domains Dom0 and Dom1, each running on a dedicated core (DC). (5) Paravirtualized domains Dom0 and Dom1 running on the same core (SC).

The official SPEC distribution contains a large set of different benchmarks. We ran all of them using the ‘train’ problem size and recorded the total number of events counted during their execution. Since some benchmarks were executed under different data sets, we calculated the cumulative event counter values for all data sets. We present results for a subset of benchmarks only, choosing those for which both a non-negligible number of events was counted and for which the difference between the scenarios was largest; these represent the relative weakest performance of our framework.

In Figure 10, the results for the cycle counts reported by the virtualized TSC are shown. If the benchmarks execution were unaffected by virtualization, and if our framework achieved the same accuracy as `perftct` running natively, we would expect to obtain the same results for all test scenarios for a given benchmark. This is true for most benchmarks, although 3 benchmarks (mcf, astar, and lbm) show significant deviations for the fully virtualized configuration. When counting the number of instructions retired (Figure 11), we did not observe any significant differences.

Figures 12 and 13 display the number of L2 cache references and misses, respectively. Since these events are more strongly influenced by environmental factors inherent to the virtualized environment, they show slightly larger deviations, particularly for the number of cache misses. For example, `libquantum` shows a significant drop in the number of cache misses observed, although the number of cache references is roughly the same. These effect warrant further investigation to ascertain if they indeed reflect environmental-
tal circumstances or are caused by inadvertent interactions with the measurement framework.

5.3 HPCToolkit Profiling

HPCToolkit’s sampling mechanism is based on PAPI, which exploits the i-mode counter capabilities of our framework. As a profiler, HPCToolkit maps sample counts to individual functions. We tested HPCToolkit on the SPEC CPU2006 benchmarks. As an example, we selected the 429.mcf benchmark, which performs combinatorial analysis. We considered PAPI,TOT,CYC (number of cycles), PAPI,L2,TCM (L2 cache misses), and PAPI,BR,INS (number of branch instructions) events. We considered sampling periods of 40000, 1000, and 500 events, the overall event counts ranged from 10s to 100s of millions of events. Similar to our previous setup, we run 2 concurrent instances of HPCToolkit in two separate domains using the following scenarios that correspond to labels in Tables 3, 4, and 5. (1) Domains Dom0 and Dom1 run on the same PCPU. (2) Domains Dom0 and Dom1 run on different PCPUs. We present results for all top-level functions that accounted for at least 1% of the total number of samples, sorted by decreasing
number of samples. The tables show the ratio of the sample counts reported under virtualized vs. native execution. For most functions, similar counts were reported, although one (primal_jminus) shows significant differences which will warrant further investigation. We note that the same set of functions was identified in both execution modes, making the use of HPCToolkit in a virtualized environment a viable tool for identifying bottleneck functions that account for the largest proportion of events.

6. Related Work

There has been a number of previous efforts to add support for hardware event counters to virtualized environments. Xenoprof [21], which is integrated in Xen, allows the use of event counters for system-wide monitoring and profiling. It is an extension of the OProfile Linux system-wide profiler. Each monitored domain runs an instance of OProfile with a Xen-specific driver, which communicates with Xenoprof in the hypervisor. Xenoprof collects PC samples and puts them into shared buffer. Then it notifies the corresponding domain via virtual interrupt, so that it can map the PC sample to a specific executable symbol. Xenoprof does not support performance counter virtualization (i.e., the simultaneous monitoring of multiple domains), works only in paravirtualized mode, is specific to OProfile and cannot be easily adapted to work with other higher-level toolkits such as HPCToolkit.

Work concurrent with ours [15, 16] implemented performance counter virtualization for the hardware-assisted KVM virtual machine monitor that is included in recent versions of the Linux kernel. Like Xen’s VPMU driver discussed in Section 4.2.5, their implementation uses a save-and-restore mechanism for PMU registers. During inter-domain context switches, the hypervisor saves and restores the PMU registers of a domain. The delivery of overflow interrupts to a domain relies on hardware support provided by architectural virtualization extensions. Such full virtualization approaches have the advantage that they do not require any accommodations to the guest kernel or user libraries, and thus allow the use of virtually any framework in the target domain, but they forgo the potential optimizations arising from guest kernel adaptation, such as the offsetting technique for a-mode counters discussed in Section 4.2.1. In addition, each instruction that changes a configuration register requires a separate trap to emulate its effect, whereas the use of hypercalls allows the batching of such changes by combining them into a single call. Finally, although hardware virtualization extensions are becoming increasingly common, some major IaaS cloud providers (e.g., Amazon EC2) still widely uses paravirtualized setups.

The VTSS++ system presented in [9] uses a system-wide global sampling mechanism that records time-stamped event counter values. The global TSC register is used to obtain these time stamps. In addition, the system records the time stamps of all intra- and inter-domain context switches. An off-line post-processing system then reconstructs the events produced by individual threads and domains. This method has the advantage that no guest kernel or user-level provisions are required, but its reliance on post-processing may make it unsuitable for some applications.

The vmkperf utility [4] used by VMware ESX allows the counting of events occurring within given time intervals, similar to a-mode counters. vmkperf does not support the functionality of i-mode counters and therefore cannot easily be used to support high-level profiling toolkits.

The perf_events (previously known as perf_counter) framework [2] provides performance monitoring capabilities similar to those of perfctr. This framework has been integrated in recent versions of the Linux kernel. Like perfctr, it supports per-thread counters and direct user mode access. Higher-level frameworks such as PAPI include support for perf_events, although the recently added direct access feature [3] is not currently supported in PAPI. The techniques we presented in this paper are applicable to perf_events as well; a virtualization of perf_events is possible future work. The tight integration of perf_events with the Linux kernel may require a substantial amount of refactoring in order to create a hypervisor driver. This coupling may make it more difficult to exploit a single code base for the guest and hypervisor driver as done in our perfctr-xen implementation (see Section 4.2.4).
The perfmon framework [17] for Linux provides both low-level and high-level features. The framework supports per-thread monitoring and sampling, although it exclusively relies on system calls to access counter data. The Intel VTune performance analyzer [5] and AMD’s Code Analyst [1, 14] are proprietary frameworks for precise, low-overhead event sampling. They consist of a kernel driver and high-level infrastructure that provides result analysis capabilities. Event counts can be viewed on per-thread or per-module basis. Our techniques could be applied to a possible virtualization of perfmon, VTune, and CodeAnalyzer.

7. Conclusion
This paper presented perfctr-xen, a novel performance counter framework for the Xen hypervisor which we have developed. perfctr-xen extends the existing perfctr framework so it can be used in virtual machine environments running under the Xen hypervisor. perfctr-xen supports both paravirtualized guest and guests using hardware-based virtualization. It provides a hybrid mode in which paravirtualization techniques are applied to hardware-assisted guest virtual machine.

The technical contributions of this paper are the following: (1) application of an offsetting technique that allows direct access to logical per-thread counter values from user mode while avoiding the costs associated with saving and restoring physical PMU data registers; (2) the optimization of guest and hypervisor communication to minimize and amortize the costs associated with their coordination, while avoiding the costs of trapping and emulating counter-related instructions; (3) a technique for increasing the accuracy of performance monitoring by correcting for monitoring overhead.

Perfctr-xen enables the use of higher-level profiling frameworks such as PAPI or HPC Toolkit in those environments, without requiring changes to them. As such, it addresses an urgent need in emerging IaaS cloud environments.

Acknowledgments
We thank the anonymous reviewers for their suggestions. This material is based upon work supported by the National Science Foundation (NSF) under Grant CSR–AES #0720673.

We released the code of our framework to the general public under an open source license. The latest version can be obtained at http://lwn.net/Articles/[2]

References